Abstract-This paper presents a carrier-based pulsewidth modulation (PWM) method that reduces the common-mode voltage (CMV) of a three-level four-leg converter. Based on an analysis of space vector PWM (SVPWM) and sinusoidal-PWM switching patterns, the fourth-leg pole voltage of a three-phase converter, known as the "f pole voltage," is manipulated to reduce the CMV. To synthesize the f pole voltage for the suppression of the CMV, positive and negative pole voltage references of the f leg are calculated. In addition, the offset voltage to prevent distortion of the a, b, and c phase voltages regarding the neutral point is deduced. The proposed PWM strategy can be easily implemented in the software of a DSP-based converter control. The three-level four-leg converter with the proposed PWM algorithm results in a remarkable reduction in the peak-to-peak value of the CMV. From the simulation and the experimental results, the peak-to-peak value of the CMV when using the proposed PWM method is 33% compared to that when using the SVPWM method, while the number of CMV transitions during the switching period in the proposed PWM method is only 25% of that when using the SVPWM method.
I. INTRODUCTION

W
ITH CONCERNS over energy and environmental issues, the interest in distributed generation systems is gradually increasing. To interface variable voltage/frequency distributed generators with the grid, power converters are commonly used.
In general, for three-phase utility systems, the two-level three-leg topology is widely used owing to its simple structure and straightforward controllability. However, multilevel topologies are attracting research attention because of their smaller filters and higher efficiency compared to the two-level topology. Among currently available multilevel converters, three-level converters such as the neutral point clamped (NPC) topology or the T-type topology are most popular due to their relatively simple control methods and technical maturity [1] , [2] . In the normal state where the converter is connected to a three-phase grid, the three-leg converter runs without problems regardless of whether the three-phase loads are balanced or not. However, in an abnormal state, e.g., when the converter is disconnected from the grid due to grid faults or for any other reason, the phase voltages in the conventional three-leg converter are affected by the load condition. In an extreme case in which only two identical single-phase loads are connected between two phases, the two-phase voltages of the loads would not be
Such voltages are not acceptable, even with only a few periods of the grid voltage. To handle this unbalanced load condition during the stand-alone operation of the converter, three-leg converters could be operated as three single-phase half-bridge converters, i.e., a three-leg four-wire structure, at the cost of a reduction in the ac voltage. Thus, the four-leg topology, which uses an extra leg that is typically connected to a neutral point of the grid and to that of the loads via a filter, can be a solution capable of handling these unbalanced three-phase load conditions [3] .
Regardless of the numbers of levels and legs, the commonmode voltage (CMV) usually exists in pulsewidth modulation (PWM) power converters due to its switching operation. Highfrequency CMV causes common-mode current (CMC) via parasitic capacitor components between the converter, loads, cables, and the ground. The CMC can be a source of consequent electromagnetic-interference noise, which may result in a malfunction of the converter control system and in interference with other electronic equipment in the vicinity of the converter [4] . Due to the increase of the PWM switching frequency in the application field, the occurrence of such problems has been increasing. Therefore, CMV reduction techniques have been the subject of much attention [5] - [7] . The CMV and the resulting CMC can be reduced in both passive and active ways. Passive methods include adopting magnetic circuits such as a commonmode inductor or a common-mode transformer [8] - [12] . However, additional magnetic circuits have cost and size penalties. Active methods are divided into three types. First, additional active circuits involving transistors [13] can be utilized. Second, a multilevel topology such as NPC [14] - [16] can be used. Because it has multipole voltage levels, the CMV in this case is inherently reduced. A third option is to manipulate the PWM pattern without an additional circuit. This can be done only through changes in the software. Moreover, the majority of recent studies of CMV reduction techniques have focused on PWM methods known collectively as the reduced CMV-PWM (RCMV-PWM) methods. Most RCMV-PWM methods are associated with two-level three-leg converters [17] - [22] . Only a few studies have investigated the three-level three-leg topology [14] , [15] and the two-level four-leg topology [23] , [24] . Some of them suggested the RCMV-PWM methods to make the CMV to be zero, but their voltage linearity limits are lower than that of the space vector PWM (SVPWM) method.
In this paper, carrier-based PWM methods are presented for CMV reductions in the three-level four-leg topology, as shown in Fig. 1 . Moreover, corresponding offset voltages are proposed to prevent harmonic voltages in the output voltage of the converter. To evaluate the proposed PWM methods, their performances are analyzed. The simulation and the experimental results verify the performances of the proposed PWM methods.
II. CMV OF THREE-LEVEL FOUR-LEG CONVERTER
The CMV of the four-leg converter can be expressed as [23] 
The CMV in (1) can be rewritten in four leg switching states (S a , S b , S c , S f ) of the three-level topology and the CMV state (S CMV )
In this equation,
If the carrier-based SVPWM method using an offset voltage for four leg systems described in an earlier work [25] is applied, S CMV has seven distinct values, −3, −2, −1, 0, 1, 2, and 3. In this case, the corresponding CMVs would be Fig. 2(a) . If the sinusoidal PWM (SPWM) method is applied, the CMVs would be (−2/8)V dc , (−1/8)V dc , 0, (1/8)V dc , and (2/8)V dc , as shown in Fig. 2(b) .
Based on the analysis of the switching patterns in the SPWM method, two fixed rules regarding S CMV can be found. The first of these is that S CMV at the initial part of the carrier wave, when both carrier waves are at their peak, would be always −1 or −2, as shown in Fig. 2(b) . For "Case A," when the initial value of S CMV is −1, two of three a, b, and c pole voltage references are positive. For "Case B," when the initial value of S CMV is −2, one of the aforementioned pole voltage references is positive. The second rule is that S CMV increases incrementally at every crossing point of the reference pole voltages and the triangular carrier wave. 
III. PROPOSED PWM METHOD TO SUPPRESS CMV
A. Concept of the Proposed PWM Method
To reduce the CMC, it is important to decrease not only the magnitude of the CMV but also the number of CMV transitions during a switching period.
Based on the two rules pertaining to S CMV mentioned earlier, S f can be manipulated adequately such that S CMV becomes as small as possible. Assuming that the SPWM method is applied, the S CMV values for "Case A" and "Case B" are −1, 0, 1, and 2 and −2, −1, 0, and 1, respectively. If S f is 1, 0, −1, and −2 and 2, 1, 0, and −1 in each case, S CMV is always 0, 0, 0, and 0, indicating that the CMV is 0V and that there is no CMC. However, S f cannot be 2 or −2 practically in the three-level topology according to (3) . Therefore, the possible values of S f which minimize the CMV are 1, 0, −1, and −1 and 1, 1, 0, and −1. Finally, the overall S CMV values in each case are 0, 0, 0, and 1 and −1, 0, 0, and 0 in sequence, as shown in Fig. 3 . The CMV would be 0, 0, 0, and (1/8)V dc and −(1/8)V dc , 0, 0, and 0. Thus, the CMV changes only once during half of the switching period (T sw /2), and the peak-to-peak value of the CMV is limited to (1/4)V dc .
B. Implementation of the Proposed PWM Method
To implement S f as desired, the f leg pole voltage should have the three values (1/2)V dc , 0, and −(1/2)V dc in sequence for every T sw /2 as shown in Fig. 3 . Unlike the f leg pole voltage, it is still enough for the a, b, and c leg pole voltages to have the two values (−(1/2)V dc and 0 or 0 and (1/2)V dc ) for every T sw /2 as usual.
Because two carrier waves exist in the three-level topology, it is possible to implement the f leg pole voltage by modifying the conventional PWM method shown in Fig. 4 (a) to the proposed method shown in Fig. 4(b) . Initially, the phases of the carrier waves of the f leg should be shifted by 180
• compared to those of the a, b, and c legs to accommodate the reverse state order of 
In the same way, V * fn_p and V * fn_n can be generally expressed via (8) for "Case B"
Applying the f pole voltage references as in (5) and (8), the CMV can be reduced as much as possible.
However, the average pole voltage of the f leg, which is connected to a neutral point ("s" in Fig. 1 ) through an inductor, is not null during T sw /2. Therefore, the three a, b, and c phase voltages, defined as the voltages between each phase and neutral point, would inevitably include harmonic components owing to the nonzero average f leg pole voltage. As a result of these harmonic voltages, there would be harmonic currents in each phase. Hence, a certain offset voltage (V * fn ) should be added to the phase reference voltages in Fig. 4(b) to nullify the harmonic voltages from the nonzero average f leg pole voltage.
In "Case A," the average f leg pole voltage (V fn_average ) can be determined by
In (9), V fn_average should be equal to V * fn . If an offset voltage to nullify the harmonic voltages is added to each of the phase voltage references, (10) can be devised
where
From (10), the offset voltage nullifying the harmonic voltages can be derived as (13) in "Case A"
In a similar way, the offset voltage of "Case B" can be derived as
C. Implementation Variations of the Proposed PWM Method
The proposed PWM method noted earlier is referred to as "push-pull PWM1" (PPPWM1) henceforth.
The switching of the f leg in the PPPWM1 method occurs at the first and second switching points of the a, b, and c legs in "Case A." However, the switching points of the f leg can differ. The variations of the f leg switching points can be named as the PPPWM2 and PPPWM3 methods. For "Case A," the switching of the f leg occurs at the second and third points in PPPWM2 and at the first and third points in PPPWM3. In "Case B," similarly, the switching of the f leg differs depending on whether PPPWM1, PPPWM2, or PPPWM3 is being used.
The switching patterns and the CMVs for the PPPWM2 and PPPWM3 methods are shown in Fig. 5 . The shapes of the CMVs differ depending on the PPPWM methods used. However, there is only one CMV transition during T sw /2 in all PPPWM methods. Considering the relationship between the CMV and the CMC as expressed in (15) , all CMCs occur only once per T sw /2
Fig . 6 shows the PPPWM methods' flowchart, and their values, a, b, c, and d in the flowchart, depending on the PWM methods, are listed in Table I . 
IV. PERFORMANCE OF THE PROPOSED PWM METHOD
The performances of various PWM methods are investigated using the PWM evaluation tools in earlier work [19] , [26] . Those contain the voltage linearity and the harmonic distortion factor (HDF).
A. Voltage Linearity
In this paper, the voltage utilization level, i.e., the modulation index, is defined by (16) . It is the ratio of the fundamental component magnitude of the phase voltage to half of the dc-link voltage, which is different from that in earlier research [26] Table I according to each PPPWM method). The outer region of the voltage linearity limit is referred to as the overmodulation region. In the overmodulation region, the output voltage magnitude is always less than the reference value, leading to poor output waveform quality and poor dynamic performance. Therefore, the PWM method with a wider linear modulation range is preferred.
The relationship between Mi and the peak magnitude of the pole voltages is shown in Fig. 7(a) , and the voltage linearity limits of various PWM methods are depicted in Fig. 7(b) . The waveforms of the "a" leg pole voltages and their offset voltages when using various PWM methods according to some Mis are shown in Fig. 8 .
The PPPWM1 method has the same voltage linearity characteristics (0 ≤ Mi ≤ 1) as the SPWM method. However, the PPPWM2 method has a poor voltage linearity range (0 ≤ Mi ≤ ( √ 3/2) = 0.866). However, the voltage linearity range of the PPPWM3 method is 0 ≤ Mi ≤ (3/ √ 7)(= 1.1139), which is nearly identical to that (0 ≤ Mi ≤ (2/ √ 3)(= 1.1547)) of the SVPWM method.
B. HDF
The output voltage of the inverter has inevitable harmonic voltage on account of its switching behavior. The harmonic voltage, the difference between the reference voltage (V * ) and the output voltage (V k ) vector, leads to a current ripple. In an earlier study [19] , the harmonic flux of the two-level threeleg system was investigated based on the assumption of an inductance load model. In the same manner, the harmonic flux of the three-level four-leg system was studied using an equation identical to (17) , which means the harmonic flux of the Nth cycle of the PWM
However, the voltage vector of the three-level four-leg topology contains a zero-sequence component (V n ) as (18) unlike that of the two-level three-leg topology
λ hn , normalizing λ h by a certain flux, can be expressed as
The harmonic flux trajectories of various PWM methods when Mi and the reference voltage angle are respectively 0.6 and 30
• are depicted in Fig. 9 . The smaller the length from the origin (0,0,0) is, the smaller the flux ripple is. The normalized harmonic flux vector rms value per PWM cycle is calculated as follows: The per-carrier rms harmonic fluxes are calculated using the MATLAB simulation tool when Mi = 0.50 and Mi = 0.86, as shown in Fig. 10 . The PPPWM methods provide higher harmonic flux square-rms values than the conventional PWM method, and the PPPWM3 method provides the lowest value among all three PPPWM methods. When averaging the rms harmonic flux over the full fundamental cycle and scaling it with 288/π 2 , the HDF can be calculated as [19] 
The HDF determines the waveform quality, and it is directly related to the harmonic losses. Hence, the PWM method with f n is properly calculated using (13) and (14).
lower HDF is desirable. As shown in Fig. 11 , the HDFs of the PP-PWM methods are higher than those of the conventional methods like other RCMV-PWM methods. However, the PPPWM3 method provides the lowest HDF among all PPPWM methods. The performances of the PPPWM methods are compared to those of the conventional SPWM and SVPWM methods in Table II . In general, the PPPWM3 method shows the best performances among the three PPPWM methods. Furthermore, considering that a four-leg converter is typically used for the interface of the grid, operation with a high Mi, i.e., with a wider linear modulation range, is the most valuable asset. In this sense, the PPPWM3 method would be the best PWM method for threelevel four-leg converters to minimize the CMV and the CMC.
V. SIMULATION RESULTS
The simulation was executed using the 5-kW three-level (T-type) four-leg converter whose circuit is shown in Fig. 1 . The simulation is implemented by the MATLAB software with PLECS. Its switching frequency (f sw ) is 7 kHz, and the dead time is set to 2 μs. The dc-link voltage is 400 V, and the magnitudes of the grid voltages are set to 220 V l−l,rms . The parameters of the LCL filter (L c , L g , and C f ) are 1.2 mH, 0.7 mH, and 9 μF, respectively.
The pole voltages and the CMV based on the PPPWM3 method are shown in Fig. 12(a) , corresponding to "Case B." The f leg pole voltage varies according to the switching state S f , as shown in "Case B" in Fig. 3 . The peak-to-peak value of the CMV is (1/4)V dc . However, some short pulses in the dotted red circles were noted in the CMV waveform. These are undesirable but inevitable due to the simultaneous switching characteristic of the f leg.
The CMVs according to various PWM methods are shown in Fig. 12(b) . In Fig. 12(b) , the CMVs in peak-to-peak value are (3/4)V dc , (2/4)V dc , and (1/4)V dc , respectively. From the magnified waveforms, there are 4, 3, and 1 CMV transitions for the SVPWM, SPWM, and PPPWM3 methods, respectively. However, the magnitude of the CMV variation at each transition is always (1/8)V dc regardless of the PWM method used.
VI. EXPERIMENTAL RESULTS
A three-level four-leg converter was implemented as shown in Fig. 13 . A DSP (TMS320C28346) was utilized for the overall control of the converter. The switching frequency and the dead time are identical to those in the simulation. The parameters of the experimental setup in Fig. 13 are identical to those in the simulation.
As noted in Fig. 14(a) , the phase currents are highly distorted when the PPPWM3 method is applied and V * fn is set to 0. The nonzero average voltage of V fn causes the distortion. With the compensation for the harmonic voltage at each pole voltage using the offset voltage given by (13) and (14), the distortion of the phase currents is removed, as shown in Fig. 14(b) .
The CMVs of various PWM methods are depicted in Fig. 15 when the converter supplies the rated power to the grid at high Mi (0.8981). The peak-to-peak values of the CMV are (3/4)V dc (= 300 V), (2/4)V dc (= 200 V), (1/4)V dc (= 100 V), (1/4)V dc (= 100 V), and (1/4)V dc (= 100 V) for the SVPWM, SPWM, PPPWM1, PPPWM2, and PPPWM3 methods, respectively. Those with PPPWM2 and PPPWM3 are slightly The frequency spectra of the CMVs in Fig. 15 are shown in Fig. 16 . In each figure, a magnified waveform with a low- frequency range (0∼10 kHz) is inserted. Despite the fact that the PPPWM methods are based on simultaneous switching, the magnitude of the CMV when using PPPWM methods is smaller than those when using the SVPWM and SPWM methods at every harmonic frequency. Among the three PPPWM methods, the PPPWM1 method is best the in low-frequency range (0 ∼ f sw ). However, the PPPWM3 method is best in the highfrequency range (2f sw ∼).
Also, CMVs and frequency spectra of various PWM methods are shown in Figs. 17 and 18 , respectively, when the converter operates at medium Mi (0.4991). The peak-to-peak values of the CMV in Fig. 17 are the same as those in Fig. 15 , and the frequency spectra in Figs. 16 and 18 show a similar tendency.
In addition, the converter is operated in the stand-alone mode, implying that the converter solely supplies power to three single-phase loads without grid support. The three single-phase loads are unbalanced (Z a = 40 + j2π60 × 0.05 [Ω] , Z b = 20 + j2π60 × 0.025 [Ω] , and Z c = ∞ [Ω]). When the PPPWM3 method is applied, its resulting phase voltages, currents, and CMV are shown in Fig. 19 . Regardless of an unbalanced load, the phase voltages are balanced, and the CMV is still reduced. The frequency spectrum of the CMV is also similar to that in Figs. 16 and 18 .
VII. CONCLUSION
A carrier-based PWM method which reduces the CMV of a three-level four-leg converter has been proposed. It is termed the PPPWM method. There are three types of PPPWM methods. The PPPWM methods manipulate extra leg voltage to make the CMV as small as possible. An offset voltage and the voltage references of the additional leg for the PPPWM methods are derived. The performances of the PPPWM and conventional PWM methods are studied. The performance of the PPPWM3 method is generally superior to those of the other PP-PWM methods. To verify the validity of the PPPWM methods, simulation and experiment were carried out. From both simulation and experimental results, it was confirmed that the peak-to-peak values and the number of CMV transitions when using the PPPWM3 method are reduced by 66% and 75%, respectively, compared to those of the SVPWM method while still suppressing the harmonic current at high Mi and maintaining a linear modulation range nearly equivalent to that of the SVPWM method. 
